Custom Search

Chip Designing for ASIC/ FPGA Design engineers and Students

FULLCHIPDESIGN

Digital-logic Design... Dream for many students… start learning front-end…

Get Noticed:- Submit your own content to be published on fullchipdesign.com

Send it to fullchip@gmail.com

Gray Coding in Digital Design

Some implementation in digital design requires Gray encoding where only one bit is allowed to transition between two consecutive numbers.

Decimal to binary to gray codes from 0-

Binary to Gray code mapping for 0 to 10

# Decimal = 0 : Binary = 10'b0000000000 : Gray = 10'b0000000000

# Decimal = 1 : Binary = 10'b0000000001 : Gray = 10'b0000000001

# Decimal = 2 : Binary = 10'b0000000010 : Gray = 10'b0000000011

# Decimal = 3 : Binary = 10'b0000000011 : Gray = 10'b0000000010

# Decimal = 4 : Binary = 10'b0000000100 : Gray = 10'b0000000110

# Decimal = 5 : Binary = 10'b0000000101 : Gray = 10'b0000000111

# Decimal = 6 : Binary = 10'b0000000110 : Gray = 10'b0000000101

# Decimal = 7 : Binary = 10'b0000000111 : Gray = 10'b0000000100

# Decimal = 8 : Binary = 10'b0000001000 : Gray = 10'b0000001100

# Decimal = 9 : Binary = 10'b0000001001 : Gray = 10'b0000001101

# Decimal = 10 : Binary = 10'b0000001010 : Gray = 10'b0000001111

Binary to Gray code mapping for 11 to 50 click here

Binary to Gray code mapping for 50 to 100 click here

Resources

Clock Domain Crossing Discussion with

rtl & testbench example. Rate change (asynchronous) FIFO design and fifo depth calculation. Half-adder , Full-adder , 4-bit binary adder , adder-subtractor circuit, overflow with rtl & testbench. Binary Multiplier, Parity error TT, Arithmetic, logical, shift micro-operations . Stack organization, LIFO, RPN discussion. VHDL rtl - Synchronous flip-flop , latch, shim to improve timing and counter example. RTL coding guidelines. ICG cell, Assertions, $assertkill, levels. Pipeline vs. Parallel processing.

Clock Domain Crossing Discussion with

rtl & testbench example. Rate change (asynchronous) FIFO design and fifo depth calculation. Half-

Digital Logic fundamentals topics @ fcd

Digital basics tutorial, Binary number discussion, 1 and 2 complement discussion, Binary arithmetic, Signed Magnitude, overflow, examples

Gray coding, Binary coded digital (BCD) coding, BCD addition

Digital logic gates basic (AND, OR, XOR, NOT) and derived (NAND, NOR and XNOR). Drive XOR from NAND gates. Drive XOR from NOR gates

Discussion of Boolean Algebra with examples.

Duality Principle, Huntington Postulates, Theorems of Boolean Algebra - discussion with examples, Boolean Functions, Canonical and Standard Forms, Minterms and Maxterms, Sum of Minterms, Product of Maxterms or Canonical Forms, Karnaugh map or K-map discussion 2, 3, ,4 and 5 var’s

Prime Implicant and Gate level minimization examples.

Digital basics tutorial, Binary number discussion, 1 and 2 complement discussion, Binary arithmetic, Signed Magnitude, overflow, examples

Gray coding, Binary coded digital (BCD) coding, BCD addition

Digital logic gates basic (AND, OR, XOR, NOT) and derived (NAND, NOR and XNOR). Drive XOR from NAND gates. Drive XOR from NOR gates

Discussion of Boolean Algebra with examples.

Duality Principle, Huntington Postulates, Theorems of Boolean Algebra -

Interview Questions. Main, FPGA, Digital Fundamentals

Check out Verilog code to implement Gray Encoding

LTE Long Term Evolution topics.

Check out Verilog code to implement Gray Encoding