Home.Verilog.Digital Design.Digital Basics.Python.RF Basics.
Previous.
Next.
Custom Search

Legal Disclaimer

Chip Designing for ASIC/ FPGA Design engineers and Students
FULLCHIPDESIGN
Digital-logic Design...  Dream for many students… start learning front-end…

Legal Disclaimer

@TYH :- 4G LTE Long Term Evolution Tutorial, CloudComputing
PICS
Verilog Tutorial.
Get Noticed:- Submit your own content to be published on fullchipdesign.com

Send it to fullchip@gmail.com

Digital Basics Tutorial.

Circular Shift Right micro-operation rtl code simulation results

Pass  0 Shift value in hex 11101101
Pass  1 Shift value in hex 11110110
Pass  2 Shift value in hex 01111011
Pass  3 Shift value in hex 10111101
Pass  4 Shift value in hex 11011110
Pass  5 Shift value in hex 01101111
Pass  6 Shift value in hex 10110111
Pass  7 Shift value in hex 11011011
Pass  8 Shift value in hex 11101101 <----- Original after 8 CR shifts
Pass  9 Shift value in hex 11110110
Pass 10 Shift value in hex 01111011
Pass 11 Shift value in hex 10111101
Pass 12 Shift value in hex 11011110
Pass 13 Shift value in hex 01101111
Pass 14 Shift value in hex 10110111
Pass 15 Shift value in hex 11011011
Pass 16 Shift value in hex 11101101 <----- Original after 8 CR shifts
Pass 17 Shift value in hex 11110110
Pass 18 Shift value in hex 01111011
Pass 19 Shift value in hex 10111101
Home Shift LSR LSR result Log shift L LSL result Cir shift L CSL result Cir Shift R CSR result