﻿ FIFO Depth calculation formula
Custom Search
Chip Designing for ASIC/ FPGA Design engineers and Students
FULLCHIPDESIGN
Digital-logic Design...  Dream for many students… start learning front-end…
@TYH :- 4G LTE Long Term Evolution Tutorial, CloudComputing
Get Noticed:- Submit your own content to be published on fullchipdesign.com

Send it to fullchip@gmail.com

FIFO Depth calculation formula

Formula to calculate FIFO depth below:

D = [B - (clk_rd/clk_wr)*(B)*(1/RD)]

Where,

D = Depth or number of locations in FIFO to store.

B = Burst Width, number of words to store before idle time.

Home Async FIFO FIFO formula
FIFO DEPTH
= 100- (10/15)*(100)*(1/2)
= 100 - 500/15
= (1500-500)/15
= 1000/15
= 66.67 or 67
So we will need to design a FIFO 67 deep.
Digital Design Resources
Verilog RTL code examples for chip design.
Stack Organization - LIFO, RPN
RTL coding guidelines. ICG cell, Assertions, , levelsChandle
Pipeline vs. Parallel processing.
LTE - Long Term Evolution topics

Apply formula to calculate FIFO depth

Example: Write side of FIFO:

Write clock frequency = 15 MHz (clk_wr)

Maximum size of the Burst = 100 bytes (burst_width)

Delay between writes in a burst = 1 clock cycle (wr_delay)

Delay between reads = 2 clock cycles (rd_delay)

Hardware components of a smart-phone.
Interview Questions. Main, FPGA, Digital Fundamentals

SystemVerilog

Cloud Computing ? A thread of cloud computing is active.

Clk_rd = Read side clock frequency.

Clk_wr = Write side clock frequency.