Custom Search

Chip Designing for ASIC/ FPGA Design engineers and Students

FULLCHIPDESIGN

Digital-logic Design... Dream for many students… start learning front-end…

Get Noticed:- Submit your own content to be published on fullchipdesign.com

Send it to fullchip@gmail.com

Half-Adder discussion

Half-adder is represented in the diagram below. Its used to calculate sum of 2 bits using a circuit composed of one AND gate and one XOR gate.

Truth table for Half-adder circuit is shown below:

in_x

in_y

out_sum

out_carry

0

0

0

0

0

1

1

0

1

0

1

0

1

1

0

1

Full-Adder , Adder-Subtractor . Verilog code - half-adder , full-adder

Resources for digital design

Clock Domain Crossing Discussion with rtl & testbench example.

Rate change(asynchronous) FIFO design and fifo depth calculation.

Half-adder , Full-adder , 4-bit binary adder , adder-subtractor circuit, overflow with rtl & testbench. Binary Multiplier, Parity error TT

Arithmetic, logical, shift micro-operations . Stack organization, LIFO, RPN discussion.

VHDL rtl - Synchronous flip-flop , latch, shim to improve timing and counter example

RTL coding guidelines. ICG cell, Assertions, $assertkill, levels.

Digital design Interview questions.

FPGA Interview. FPGA flow.

Guide to Graduate studies in US

Pipeline vs. Parallel processing.

Clock Domain Crossing Discussion with rtl & testbench example.

Rate change(asynchronous) FIFO design and fifo depth calculation.

Half-

VHDL rtl -

Digital design Interview questions.

FPGA Interview. FPGA flow.

Guide to Graduate studies in US

Pipeline vs. Parallel processing.

LTE - Long Term Evolution topics from here