﻿ 2,3,4,5 variable k-map tutorial / karnaugh map minimization tutorial. Prime Implicant and Gate level minimization examples.
Home Verilog Digital Design Digital Basics Python RF Basics Chip Designing for ASIC/ FPGA Design engineers and Students
FULLCHIPDESIGN
Digital-logic Design...  Dream for many students… start learning front-end…
Topics @TYH :- 4G LTE Tutorial, GVIM editor,  Custom Search

Feedback ? Send it to admin@fullchipdesign.com or join me at fullchip@gmail.com Binary Numbers 1s_complement 2s_complement Binary Subtraction Binary Sub. Ex's Sign_magnitude SignM EX Gray Coding BCD coding Digital gates NAND NOR & XNOR Theorems Boolean Functions BFunc Examples Minterm Maxterm Sum of Minterms Prdt of Maxterms 2 var K-map 3 var K-map 4 var K-map 5 var K-map Prime Implicant PI example K-map Ex's KMap minimization 2 var EX

Karnaugh map or K-map discussion

2,3,4,5 variables K-map are ways of minimizing the Boolean functions using diagrams which are made up of squares. By minimization we imply a function with minimum number of terms and each term with lowest number of literals.

Following k-map for 2-5 variables are discussed in this section:

Two variable Karnaugh map (K-map) and 2 var kmap example discussed below.

First write the Truth Table for 2 variables x and y. Once we know all the values in table its easier to plot the 2 var k-map.

2 variable K– map plot below : - Each element (0-3) from above table is plotted in k-map below. Var x is horizontal row and y is vertical column.  There intersection denotes output function element. K-map location number
x
y
Output function
0
0
0
x’y’
1
0
1
x’y
2
1
0
xy’
3
1
1
xy

0

1

0

1

x

y x’y’
x’y
xy’
xy Misc. Verilog RTL examples:-

2 variable solved k-map example link.

A solved example of 2 variable k-map below.

F(x,y)=sum(0,2,3)

Minimization solution to above function.

= y’(x + x’) + xy + xy’ = y’ + x (y+y’) = y’ + x

K-map Trick : From the elements in enclosed box, we can minimize by only keeping the element which is not changing. In this example its y’ and x.

0

1

0

1

x

y x’y’ =1

xy’ = 1
xy = 1 Interview Questions. Main, FPGA, Digital Fundamentals
LTE - Long Term Evolution topics from here

SystemVerilog

Digital design Interview questions. FPGA Interview. FPGA flow. Guide to Graduate studies in US Pipeline vs. Parallel processing.

2 variable K– map plot is mapped in table below.

Resources
Clock Domain Crossing Discussion with rtl & testbench example.
Ratechange (asynchronous) FIFO design and fifo depth calculation.
\$assertkill