Home.Verilog.Digital Design.Digital Basics.Python.RF Basics.
Previous.Next.
Custom Search

Legal Disclaimer

Chip Designing for ASIC/ FPGA Design engineers and Students
FULLCHIPDESIGN
Digital-logic Design...  Dream for many students… start learning front-end…

Legal Disclaimer

@TYH :- 4G LTE Long Term Evolution Tutorial, CloudComputing
PICS
Verilog Tutorial.
Get Noticed:- Submit your own content to be published on fullchipdesign.com

Send it to fullchip@gmail.com

Digital Basics Tutorial.
Home.
Verilog.
Digital Design.
Digital Basics.
Python.
RF Basics.

Description:  This gate is fundamental of any operation where output is dependent on addition of all binary inputs.

Output = Input1 + Input2 …….. + Input N

Where, outputs and inputs are all in binary values ’1’ or ’0’

Gate 3:- NOT

Description:  This gate is fundamental of any operation where output is complement of binary input.

Output = (Input)’

Where, output and input is in binary values ’1’ or ’0’

Gate 4:- Exclusive-OR (XOR)

Description:  This gate is fundamental of any operation where output is high only when two binary inputs are different.

Output = (Input1)*(Input2)’ +  (Input1)’ * (Input2)

Where, outputs and inputs are all in binary values ’1’ or ’0’

Combination of above logic gates results in few more fundamental logic gates

Gate 1:-  AND

Description: This gate is fundamental of any operation where output is dependent on product of all binary inputs.

Output = Input1 * Input2 …….. * Input N

Where, outputs and inputs are all in binary values ’1’ or ’0’

Gate 2:- OR

Digital Logic Gates symbols and truth table

Fundamental Logic Gates in digital electronics:

X (Input 1)
Y (Input 2)
Z (Output)
0
0
0
0
1
0
1
0
0
1
1
1
X (Input 1)
Y (Input 2)
Z (Output)
0
0
0
0
1
1
1
0
1
1
1
1
X (Input 1)
Z (Output)
0
1
1
0
X (Input 1)
Y (Input 2)
Z (Output)
0
0
0
0
1
1
1
0
1
1
1
0