Home.Verilog.Digital Design.Digital Basics.Python.RF Basics.
Custom Search

Legal Disclaimer

Chip Designing for ASIC/ FPGA Design engineers and Students
Digital-logic Design...  Dream for many students… start learning front-end…

Legal Disclaimer

@TYH :- 4G LTE Long Term Evolution Tutorial, CloudComputing
Verilog Tutorial.
Get Noticed:- Submit your own content to be published on fullchipdesign.com

Send it to fullchip@gmail.com

Digital Basics Tutorial.
Binary Numbers 1s_complement 2s_complement Binary Subtraction Binary Sub. Ex's Sign_magnitude SignM EX Gray Coding BCD coding Digital gates NAND NOR & XNOR Theorems Boolean Functions BFunc Examples Minterm Maxterm Sum of Minterms Prdt of Maxterms 2 var K-map 3 var K-map 4 var K-map 5 var K-map Prime Implicant PI example K-map Ex's KMap minimization 2 var EX

Signed Magnitude Numbers

Discussion of signed magnitude involves the classification of the numbers in digital system as signed or unsigned.  Examples here

Un-signed Numbers:

In un-signed number system all the bits directly correspond to the equivalent decimal number.



100011 binary = 35 decimal

000011 binary = 3 decimal

Signed Numbers:

In signed number system the most significant bit (msb) bit signifies sign of all lower significant bit (lsb) bits for the number. 


100011 binary = -3 decimal


000011 binary = +3 decimal

In Digital Systems the negative numbers can be represented by following three ways:-

-3 in signed magnitude value               10011

-3 in signed 1’s complement value      11100

-3 in signed 2’s complement value      11101

Few rules to know for arithmetic addition of two numbers using signed magnitude.

Rule 1:- If one of the numbers to be added is negative then take signed 2’s complement of the number.

Rule 2:- If any ‘end carry’… discard it.

Rule 3:- If the MSB of result after discarding ‘end carry’ is 1 then take 2’s complement of the remaining bits.

Overflow condition and detection rules.

Interview Questions. Main, FPGA, Digital Fundamentals
Binary Sub. Ex's.
SignM EX.