Home.Verilog.Digital Design.Digital Basics.Python.RF Basics.
Previous.
Next.
Custom Search

Legal Disclaimer

Chip Designing for ASIC/ FPGA Design engineers and Students
FULLCHIPDESIGN
Digital-logic Design...  Dream for many students… start learning front-end…

Legal Disclaimer

@TYH :- 4G LTE Long Term Evolution Tutorial, CloudComputing
PICS
Verilog Tutorial.
Get Noticed:- Submit your own content to be published on fullchipdesign.com

Send it to fullchip@gmail.com

Digital Basics Tutorial.
System Verilog Alias statement
Alias is system verilog coding technique to model bi-directional mapping for ‘inout’ ports or wires in a module. In particular, alias mapping is direct connection of one inout port to other.  In other way, its a short-circuit of wires. Example below:
ICG cell Assertions Concise assert Assert levels Chandle defparam Parameters Parameters Pass Defparam stms Localparam Constant Pass Alias Array Functions always

Each signal used in alias statement needs to be same net type. A wire, inout etc.

 

Each signal used in alias must of same width.

 

 

 

module tomap

(

  inout [2:0] A, B;

);

 // alias 1

 alias B = {A[0], A[1], A[2]};

 

endmodule

Parameters passing, defparam & localparam

Parameters passing, defparam & localparam

Interview Questions. Main, FPGA, Digital Fundamentals

5 Steps required to build a functional FPGA load (valid for most EDA flows)

How to implement a Integrated Clock Gating (ICG) cell from vendor library.

CMOS Digital Integrated Circuit design for VLSI.

LTE - Long Term Evolution topics here
Constant Pass.
Array.
LTE Long Term Evolution topics here
Interview Questions. Main, FPGA, Digital Fundamentals