Home Verilog Digital Design Digital Basics Python RF Basics

Legal Disclaimer

Chip Designing for ASIC/ FPGA Design engineers and Students
Digital-logic Design...  Dream for many students… start learning front-end…
Custom Search

Feedback ? Send it to admin@fullchipdesign.com or join me at fullchip@gmail.com

Digital Basics Binary Numbers 1s_complement 2s_complement Binary Subtraction Binary Sub. Ex's Sign_magnitude SignM EX Gray Coding BCD coding Digital gates NAND NOR & XNOR Theorems Boolean Functions BFunc Examples Minterm Maxterm Sum of Minterms Prdt of Maxterms 2 var K-map 3 var K-map 4 var K-map 5 var K-map Prime Implicant PI example K-map Ex's KMap minimization 2 var EX

Legal Disclaimer

Topics @TYH :- 4G LTE Tutorial, GVIM editor, Smart-Phone, Cloud Computing
Previous Next
Verilog Tutorial.
Digital Basics Tutorial.

2’s complement:-

2’s complement of a binary number N is obtained by the formula

(2^n) – N

Where n is the no of bits in number N


Convert binary number 111001101 to 2’s complement


2’s complement of a binary no can be obtained by two step process

Step 1

1’s complement of number N = 000110010

Step 2

1’s complement + 1


  + 000000001

=   000110011


2’s complement of a binary no 111001101 is 000110011

Trick : 2’s complement can be represented by keeping all lower significant bits till first 1 as it is and taking complement of all upper bits after that.

Some more examples for 2’s complement conversion.

1’s Complement Discussion.
Binary Number
2’s complement

2’s (Two’s) Complement Discussion.

1’s Complement discussion from here.

LTE - Long Term Evolution topics from here
Solved Examples for 3 variable Kmaps
1. F(x,y,z) =     (0,1,6,7) - Minimization, on this page.
2. F(x,y,z) =     (0,1,4,5,6,7) - Minimization from here.
3. F(x,y,z) =     (3,4,6,7) - Minimization from here.
4. F(x,y,z) =     (0,1,2,3,4,5,6,7) - Minimization from here.
Binary Subtraction.

Guide to Graduate studies in USA.

LTE - Long Term Evolution topics from here