Home Verilog Digital Design Digital Basics Python RF Basics

Legal Disclaimer

Chip Designing for ASIC/ FPGA Design engineers and Students
FULLCHIPDESIGN
Digital-logic Design...  Dream for many students… start learning front-end…
Topics @TYH :- 4G LTE Tutorial, GVIM editor, Smart-Phone, Cloud Computing
FCD
Custom Search

Feedback ? Send it to admin@fullchipdesign.com or join me at fullchip@gmail.com

Legal Disclaimer

Previous.
Next.
Introduction Operators Initial stms Block vs. Non Blk IF-ELSE, CASE FORLOOP File Operations Read .bin format Function Call Testbench Random Numbers Shift Micro-ops Sync RAM Mem Generate Assertions Signed RTL
Verilog Tutorial.
Digital Basics Tutorial.
~\Downloads\fc_v\shift_LR.v.html // Test Bench for generating random numbers
module shift_tb ();
reg clk, rst; 
reg[7:0] x_q;
reg[7:0] x_d;
reg[4:0] q_cnt;

integer k, i;
integer out; 
// Generate Clock
initial 
begin
    clk = 0;
   forever #10 clk = ~clk;
end
// Release reset
initial begin 
    rst = 0;
    # 50 rst = 1;
end
// Use positive edge of clock to shift the register value
// Implement logical right shift
always @(posedge clk or
    negedge rst)
begin
    if (!rst)
    begin
        x_q <= 'hed;
        q_cnt <= 0;
        out = $fopen("shift_LR.vec","w");
    end
    else
    begin
        x_q <= x_d;
        q_cnt <= q_cnt + 1;
        $fdisplay(out, "Pass %d Shift value in hex %b", q_cnt, x_q);
    end
end
// shift logic
always @(*)
begin
    x_d = x_q;
    x_d[7] = 0;
    for (i=0; i<7; i=i+1)
    begin
        x_d[i] = x_q[i+1];
    end
end
endmodule
Verilog code for logical shift right microoperations.
Logical Shift Right (LSR) verilog code and simulation results. LSR discussion here.

Logical Shift left (LSL)
verilog code, simulation results and discussion here.

Circular Shift Right (CSR) verilog code, results and discussion.

Circular Shift Left (CSL) verilog code, simulation results and discussion.
We are going to discuss verilog code for LSR here.

Shift micro-operations in RTL

In this section we will implement verilog code for shift micro-operations. Also discussed are results of simulations for LSR, LSL, CSR and CSL.  
Interview Questions. Main, FPGA, Digital Fundamentals
Random Numbers.
Sync RAM.
Previous                            Next
Evolved Packet Core (EPC) system architecture for all IP.Mobility Management Entity (MME),
Serving System (S) Architecture (A) Evolution (E) Gateway or Serving Gateway SGW.
Packet Data Network (PDN) SAE Gateway
Enhanced Packet Data Gateway (ePDG)
Multiple antenna techniques - MIMO, Adaptive antenna systems - AAS and Antenna diversity - AD