﻿ Verilog code to implement clock domain crossing, rate change asynchronous fifo depth calculation, half-adder, full-adder, tristate buffer, binary to gray conversion, \$readmemh, file read write, \$display, \$fdisplay, \$random, testbench. Python glob.glob module, sys.argv, commandline, stripoff, classes and global variable. 2,3 ,4 ,5 variable Karnaugh k-map tutorial, xor, xnor gate truth-table,Boolean Algebra, Duality Principle, Huntington Postulates, Canonical and Standard Forms, Minterms and Maxterms, SOM, Prime Implicant and Gate level minimization.
Welcome to FullChipDesign Home!!
Here you will find over 250 Pages on various topics that are  essential to become a Digital Design and/or verification engineer. Start exploring the content through Navigation Bars on this page. Some suggestions below
Verilog for front-end chip design.
cell processing.
Digital Stack Organization - LIFO, RPN,
FullChipDesign  Legal Disclaimer
Home Interview Q's Graduate Studies Synthesis Legal disclaimer
Home Verilog Digital Design Digital Basics Python RF Basics
Static Timing Analysis

Setup time and hold time in digital circuits? Hint : Access from here False path in FPGA’s, Critical path, Negative slack, Jitter vs. clock skew. Routing delay, Flop to out delay, Flop to flop delay, Pad to flop delay, Board delay. Knowledge of Synthesis and layout constraints.

Digital Logic fundamentals topics @ fcd tutorial

Binary number discussion, 1 and 2 complement discussion, Binary arithmetic, Signed Magnitude, overflow, examples Gray coding, Binary coded digital (BCD) coding, BCD addition. Digital logic gates basic (AND, OR, XOR, NOT) and derived (NAND, NOR and XNOR). Drive XOR from NAND gates. Drive XOR from NOR gates Discussion of Boolean Algebra with examples. Duality Principle, Huntington Postulates, Theorems of Boolean Algebra - discussion with examples, Boolean Functions, Canonical and Standard Forms, Minterms and Maxterms Sum of Minterms, Product of Maxterms or Canonical Forms, Karnaugh map or K-map discussion 2, 3, ,4 5 var’s Prime Implicant and Gate level minimization examples.
Tech in your Hand
Smart phone high tech hardware inside smart phones.

More LTE - Long Term Evolution topics from here