Chip Designing for ASIC/ FPGA Design engineers and Students

FULLCHIPDESIGN

Digital-logic Design... Dream for many students… start learning front-end…

Custom Search

Feedback ? Send it to admin@fullchipdesign.com or join me at fullchip@gmail.com

XOR Truth Table:-

A B Y

0 0 0

0 1 1

1 0 1

1 1 0

0 0 0

0 1 1

1 0 1

1 1 0

XOR equation = A’B + AB’

NOR Truth Table

A B Y

0 0 1

0 1 0

1 0 0

1 1 0

0 0 1

0 1 0

1 0 0

1 1 0

NOR equation = A’ B’

Digital logic gate conversion related interview questions. XOR from NOR., NAND to Inverter and XOR from NAND. Lets sta1rt our discussion with conversion for xor from nor gate only. The truth tables of XOR and NOR gates are below.

Check the circuit for NOR to inverter (equivalent of NAND to inverter). So the complete circuit for XOR using NOR gates is shown below. Diagram shown below.

Arithmetic, logical and shift microoperations. Binary to Gray code conversion Readmemh, Readmemb. Random Memory Implementation - sync Ram and Testbench

Resources

Verilog RTL code examples for front-end chip design.

Digital Design Topics

Half-adder , full-adder ,

Adder-sub tractor

Stack Organization - LIFO, RPN

Parity Generation and error checking

Binary multiplier circuit.

CMOS introduction

Digital fundamentals -

RTL coding guidelines. ICG cell, Assertions, $assertkill, levels. Chandle

Pipeline vs. Parallel processing.

Verilog RTL code examples for front-

Half-

Adder-

Stack Organization -

Binary multiplier circuit.

CMOS introduction

Digital fundamentals -

RTL coding guidelines. ICG cell, Assertions, $assertkill, levels. Chandle

Pipeline vs. Parallel processing.

Universal NAND Gate.

Derive AND gate from NAND gate.

Derive OR gate from universal NAND gate.

Derive XOR gate from universal NAND gate.

Derive AND gate from NAND gate.

Derive OR gate from universal NAND gate.

Derive XOR gate from universal NAND gate.

Digital Logic fundamentals topics @ fcd

Digital basics tutorial Binary number discussion, 1 and 2 complement discussion, Binary arithmetic, Signed Magnitude, overflow, examples. Gray coding, Binary coded digital (BCD) coding, BCD addition

Digital logic gates basic (AND, OR, XOR, NOT) and derived (NAND, NOR and XNOR). Drive XOR from NAND gates. Drive XOR from NOR gates Sum of Minterms, Product of Maxterms or Canonical Forms,

Karnaugh map or K-map discussion 2, 3, ,4 and 5 var’s. Prime Implicant and Gate level minimization

Digital basics tutorial Binary number discussion, 1 and 2 complement discussion, Binary arithmetic, Signed Magnitude, overflow, examples. Gray coding, Binary coded digital (BCD) coding, BCD addition

Digital logic gates basic (AND, OR, XOR, NOT) and derived (NAND, NOR and XNOR). Drive XOR from NAND gates. Drive XOR from NOR gates Sum of Minterms, Product of Maxterms or Canonical Forms,

Karnaugh map or K-

Reformat XOR equation by following steps below:

XOR is also know as Exclusive OR.

Step 1 :- A'B + AB' +AA’ + BB’ = [(A’+B') (A+B)] using postulate P4 and theorems T7, T8 and T9

Step 2 :- [(AB)'(A’B’)’] using theorems T7, T8 and T9

In step 2, we do invert of A and invert of B.

XOR is also know as Exclusive OR.

Step 1 :-

In step 2, we do invert of A and invert of B.

Derive XOR by only using NOR gates. Steps below.

4G LTE - Long Term Evolution topics from here

Interview Questions. Main, FPGA, Digital basics

Return to Verilog Tutorial

5 Steps required to build a functional FPGA load

How to implement a Integrated Clock Gating (ICG)

CMOS Digital Integrated Circuit design for VLSI.

Introduction to Verilog RTL

Verilog Operators.

Initial Statements in verilog.

Clock and Reset generation.

Blocking vs. Non-blocking Statements.

Conditional Statements & ‘always’ block.

Counter Implementation.

File Operations - $fopen, $fclose, $fdisplay, $fscanf

Read binary or hex format files - $readmemh, $readmemb.

FOR Loop use in verilog code example

Verilog Operators.

Initial Statements in verilog.

Clock and Reset generation.

Blocking vs. Non-

Conditional Statements & ‘always’ block.

Counter Implementation.

File Operations -

Read binary or hex format files -

FOR Loop use in verilog code example